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1571 ABSTRACT 
A monolithic semiconductor imager includes an indi- 
um-based 111-V compound semiconductor monolithic 
active layer of a first conductivity type, an array of 
plural focal plane cells on the active layer, each of the 
focal plane cells including a photogate over a top sur- 
face of the active layer, a readout circuit dedicated to 
the focal plane cell including plural transistors formed 
monolithically with the monolithic active layer and a 
single-stage charge coupled device formed monolithi- 
cally with the active layer between the photogate and 
the readout circuit for transferring photo-generated 
charge accumulated beneath the photogate during an 
integration veriod to the readout circuit. The vhotonate 
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MONOLITHIC IN-BASED III-V COMPOUND 
SEMICONDUmOR FOCAL PLANE ARRAY CELL 
WITH SINGLE STAGE CCD OUTPUT 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected not to retain lo 
title. 
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BACKGROUND OF THE INVENTION 
1. Technical Field 
The invention is related InGaAs photodetectors and l5 
in particular to a monolithic InGaAs focal plane array 
detector responsive to light in the visible and short 
wavelength infrared wavelength range. 
2. Background Art 
InGaAs detectors enjoy a dual advantage of being 20 
able to operate at relatively high temperatures and of 
being able to detect short wavelength infrared light as 
well as visible light. Typically, InGaAs imagers assume 
a hybrid structure in which the InGaAs photodetector 
array is indium-bump bonded to an underlying substrate 25 
(e.g., silicon) containing the readout electronics. 
An exciting prospect offered by the present invention 
in the development of InGaAs infrared detectors is the 
possibility of fabricating a truly monolithic short wave- 
length infrared focal plane array with high detectivity. 30 
Integration of the readout with the photodetector has 
worked in silicon, but attempts at monolithic mercury 
cadmium telluride focal plane arrays have met with 
limited success at best. A monolithic focal plane array 
has several advantages over hybrid structures. The 35 
focal plane size is not limited by thermal matching con- 
siderations, so that very large sensors, such as those 
realized in monolithic silicon CCDs, are possible. If a 
monolithic InGaAs focal plane array can be made (as in 
the present invention), then the indium bump process 40 
and associated hybrid structure is eliminated. 
A further advantage is that a truly monolithic In- 
GaAs focal plane would have immediate wide usage 
and application based upon the enormous growth and 
investment of the optoelectronics integrated circuit 45 
industry in InGaAs technology. The demand for In- 
GaAs diode lasers, high speed detectors and light mod- 
ulators for fiber optic communications in the 1.3-1.66 
micron range has grown in recognition of the advan- 
tags  of InGaAs over other semiconductors. 
A further advantage is that the manufacturability of 
InGaAs infrared focal plane array is much greater than 
that of equivalent mercury cadmium telluride arrays, 
due to several factors: (a) the advanced state of growth 
techniques for 111-V compound semiconductors, includ- 55 
ing molecular beam epitaxy, metal-organic chemical 
vapor deposition, liquid phase epitaxy, hydride-tran- 
sport vapor phase epitaxy and atomic layer epitaxy. 
Another advantage is the higher quality of 111-V com- 
pound semiconductor substrates and their more rugged 60 
nature, tending to lead to processing yield increases 
over 11-VI compound semiconductors. 
However, monolithic InGaAs focal plane arrays are 
not generally known in the art. One related structure is 
an optical pulse detector disclosed in U.S. Pat. No. 65 
4,904,607 to Riglet et al. This patent discloses a mono- 
lithic integrated circuit containing an InGaAs photode- 
tector and output circuitry consisting of InGaAs junc- 
50 
2 
tion field effect transistors (JFETs). The principal func- 
tion of the JFET output circuitry is to widen the ex- 
tremely narrow pulse produced by the photodetector 
upon receipt of an equally narrow optical pulse. In this 
process, the amplitude (photon flux) of the received 
optical pulse is not measured, and there is no integration 
of photon-generated carriers in the sense that a focal 
plane imager integrates photon-generated carriers dur- 
ing successive integration periods. 
Thus, what is needed is a monolithic integrated in- 
dium (In)-based 111-V compound semiconductor focal 
plane array including readout circuitry. 
SUMMARY OF THE DISCLOSURE 
A monolithic semiconductor imager includes an indi- 
um-based 111-V compound semiconductor monolithic 
active layer of a first conductivity type, an array of 
focal plane cells on the active layer, each of the focal 
plane cells including a photogate over a top surface of 
the active layer, a readout circuit dedicated to the focal 
plane cell including plural transistors formed monolithi- 
cally with the monolithic active layer and a single-stage 
charge coupled device formed monolithically with the 
active layer between the photogate and the readout 
circuit for transferring photo-generated charge accu- 
mulated beneath the photogate during an integration 
period to the readout circuit. The photogate includes 
thin epitaxial semiconductor layer of a second conduc- 
tivity type overlying the active layer and an aperture 
electrode overlying a peripheral portion of the thin 
epitaxial semiconductor layer, the aperture electrode 
being connectable to a photogate bias voltage. 
In a preferred implementation, the photogate further 
includes an etched opening extending through a portion 
of the active layer and surrounding the aperture elec- 
trode to isolate the photogate. The single stage CCD 
preferably includes a transfer gate electrode overlying 
the active layer adjacent the photogate and connectable 
to a transfer control signal, a collector on the active 
layer and connectable to a collector bias voltage, and a 
screen gate electrode overlying the active layer be- 
tween the transfer gate electrode and the collector and 
connectable to a screen gate bias voltage. Preferably, 
thin epitaxial semiconductor layers of the second con- 
ductivity type underlying respective ones of the elec- 
trodes and overlying the active layer. Preferably, the 
collector includes a collector electrode contacting the 
active layer. In a preferred implementation, a first one 
of the transistors includes a field effect reset transistor 
having a source connected to the collector, a drain 
connectable to a reset voltage and a gate connectable to 
a reset control signal, and a second one of the transistors 
includes a field effect output transistor having a gate 
connected to the collector, a drain connectable to a bias 
voltage and a source constituting an output node of the 
cell. Preferably, the reset transistor and the output tran- 
sistor are each a junction field effect transistor whose 
source and drain include source and drain electrodes 
contacting the active layer and whose gate includes a 
gate electrode overlying the active layer between the 
source and drain electrodes. Preferably, a thin epitaxial 
layer of the second conductivity type lies between the 
gate electrode and the active layer. Preferably, the 
photogate bias voltage is sufficient to produce a first 
potential well of a first depth under the photogate, the 
screen gate bias voltage is sufficient to produce a second 
potential well of a second depth greater than the fust 
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depth under the screen gate, the reset voltage is suffi- 
cient to produce a third potential well of a third depth 
greater than the second depth under the collector. The 
transfer signal has a first state sufficient to produce a 
potential barrier relative to the first potential well dur- 
ing an integration period and a second state in which the 
potential barrier relative to the first potential well is 
removed. Preferably, an isolation electrode surrounds 
at least a portion of the photogate and connectable to an 
isolation voltage sufficient to produce a potential bar- 
rier at least partially surrounding the photogate. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a cut-away side view of one cell of an In- 
based 111-V compound semiconductor focal plane array 
embodying the present invention. 
FIGS. 2A, 2B, 2C and 2D are chronologically suc- 
cessive diagrams of the electric potential of the struc- 
ture of FIG. 1 illustrating the single stage CCD opera- 
tion of the invention. 
FIG. 3 is a cut-away side view of an In-based 111-V 
compound semiconductor JFET fabricated in the 
monolithic integrated circuit of FIG. 1. 
FIG. 4 is a plan view of the focal plane cell of FIG. 
1. 
FIG. 5 is a plan view of a monolithic In-based 111-V 
compound semiconductor focal plane array having 
plural cells of the type illustrated in FIG. 4. 
DETAILED DESCRIFTION OF THE 
PREFERRED EMBODIMENTS 
FIG. 1 illustrates a focal plane cell embodying the 
present invention. Photons entering through a photo- 
gate 1 generate charge which is collected in a potential 
well under the photogate 1 bounded by a potential 
barrier under an isolation gate 3. A transfer gate 5 and 
a screen gate 7 operate in the manner of a single CCD 
stage to transfer the charge collected under the photo- 
gate 1 at the end of an integration period to a potential 
well under a collector 9. The resulting change in poten- 
tial of the collector 9 provides a precise measure of the 
amount of charge collected under the photogate 1 dur- 
ing the preceding integration period. 
The collector 9 is connected to the source of a reset 
transistor T1 and to the gate of an output transistor T2. 
The drains of the two transistors T1, T2 are connected 
to a + 3  volt D.C. supply source. A reset signal applied 
to the gate of the reset transistor T1 resets the potential 
of the collector 9 to + 3  volts at the beginning of each 
integration period. The output of the cell is the source 
of the output transistor T2. 
The single stage CCD operation of the cell of FIG. 1 
is illustrated in the sequence of FIGS. 2A through 2D 
showing the change in the potentials beneath the vari- 
ous gates 1, 3, 5, 7 and beneath the collector 9. 
Throughout this sequence, the isolation gate 3 is con- 
stantly held at ground potential (i.e., 0 volts), the photo- 
gate 1 is constantly held at a potential of +2 volts while 
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fhe screen gate 7 is constakly held at a potential of 
about +2.5 volts. 60 
Initially, at the beginning of the integration period, 
the collector 9 is reset to +3 volts by the reset signal 
applied to the gate of the reset transistor T1 while the 
transfer gate is held at +0.5 volts. As shown in FIG. 
2A, this forms a potential well beneath the photogate 1. 65 
During the ensuing integration period, photons incident 
on the top surface of the photogate 1 produce charge 
carriers which are collected in the potential well be- 
4 
neath the photogate 1 as shown in FIG. 2B. At the end 
of the integration period, the potential on the transfer 
gate is increased to +2.25 volts, thereby creating the 
staircase surface potential illustrated in FIG. 2C under 
the photogate 1 at +2 volts (the highest potential of the 
staircase), the transfer gate 5 at +2.25 volts, the screen 
gate 7 at + 2.5 volts and the collector 9 at + 3 volts (the 
lowest potential of the staircase). As indicated in FIG. 
2C, this causes the charge accumulated under photogate 
to flow packet of charge to the potential well under the 
collector 9 in the manner of a charge coupled device. 
This charge transfer process is completed by returning 
the transfer gate 5 to its initial potential of +0.5 volts, as 
indicated in FIG. 2D. At this point all of the accumu- 
lated charge has been transferred under the collector 9, 
so that the charge may be measured by sensing the 
voltage at the source of the output transistor T2. 
The underlying semiconductor structure includes an 
n-type epitaxial InGaAs active layer 10 formed over an 
epitaxial p-type InGaAs layer 20 overlying an InP sub- 
strate 30. The purpose of the p-type layer 20 is to limit 
the depth of potential wells beneath the various gates 1, 
3, 5, 7 and the collector 9. A very thin epitaxial p+ 
InGaAs layer 40 is formed over the active layer 30. 
Subsequent to the formation of the p+ layer 40, a metal 
layer 50 is deposited over the structure. 
The photogate 1 includes a metal aperture electrode 
55 photolithographically defined from the metal layer 
50 defining an aperture 57 therethrough and further 
includes that portion of the p+ layer 40 lying within the 
aperture 57 defined by the metal aperture electrode 55. 
The photogate 1 is bounded by an etched opening 60 
surrounding the metal aperture 55 and isolating the 
portion of the p+ layer 40 constituting the photogate 1. 
The transfer gate 5 includes a metal transfer electrode 
65 photolithographically defined from the metal layer 
50. The transfer gate 5 is bounded by the etched open- 
ing 60 separating the transfer gate 5 from the photogate 
1 and by an etched opening 70 separating the transfer 
gate 5 from the screen gate 7. The screen gate 7 includes 
a metal screen electrode 75 photolithographically de- 
fined from the metal layer 50. The screen gate 7 is 
bounded on one side by the etched opening 70 and on 
the opposite side by a depressed plane 80. The etched 
openings 60, 70 and the depressed plane 80 are formed 
by etching through the p+ layer 40 and a portion of the 
active layer 10 prior to the deposition of the metal layer 
50. The collector 9 constitutes a collector electrode 85 
photolithographically defined on the depressed plane 80 
from the metal layer 50. The electric potentials dis- 
cussed above with reference to FIGS. 2A through 2D 
are applied to respective ones of the electrodes 55, 65, 
75 and 85. 
In order to form the transistors T1 and T2 monolithi- 
cally with the semiconductor structure of FIG. 1, each 
of the transistors T1, T2 is a junction field effect transis- 
tor formed in the active layer 10 of FIG. 1 with the 
same p+ layer 40 and metal layer 50, in the manner 
shown in FIG. 3. Referring to FIG. 3, each one of the 
JFET transistors T1, T2 has a gate 90 including a metal 
gate electrode 95 formed over the p+ layer 40 and 
bounded by a pair of depressed planes 100, 105 on 
which are deposited respective source and drain elec- 
trodes 110, 115 directly on the active layer 10. 
FIG. 4 is a plan view of a focal plane cell 120 of the 
type described above with reference to FIG. 1 and 
including the JFET transistors T1 and T2. FIG. 5 is a 
plan view of a focal plane array consisting of plural 
5,386.128 
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rows and columns of focal plane cells 120. Some of the 
electrical connections are indicated as simple l i e s  for 
the sake of clarity. 
In one implementation, the substrate 30 is p-type InP 
and is between 200 ad 300 microns in thickness. The 
epitaxial layer 20 is p-type InGaAs doped with 1016 
atoms per cubic centimeter of Zn (or other suitable 
p-type impurity) and is about 0.5 microns thick. The 
active layer 10 is n-type InGaAs doped with lOlsatoms 
per cubic centimeter of silicon (or other suitable n-type 
impurity) and is between about 1 and 2 microns in thick- 
ness. 
The p+ layer 40 is epitaxially grown p-type InGaAs 
with on the order of lo1* atoms per cubic centimeter of 
a p-type impurity, and is between about 100 and loo0 
angstroms thick. The thinness of the p+ layer 40 rela- 
tive to the photon absorption depth controls the short 
wavelength cutoff of the detector, and should be as thin 
as possible (a few hundred angstroms) in order to ex- 
tend the response through the visible wavelength re- 
gion and through the near ultraviolet. The atomic per- 
centage of In in the InGaAs active layer 10 determines 
the cutoff wavelength of the active layer 10, and in one 
implementation is 53%, corresponding to a cutoff 
wavelength of 1.7 microns. 
The metal layer 50 is about 0.25 microns thick and is 
typically gold or gold-germanium-nickel. The photo- 
gate 1 is about 20 microns in width, the transfer gate 5, 
the screen gate 7 and the collector 9 are each about 2 
microns in width while each of the etched openings 60 
and 70 is about 1 micron in width. The integration time 
may be anywhere in the range of milliseconds to sec- 
onds, depending upon the dark current and the incident 
photon flux. 
While the active layer 10 of FIG. 1 is InGaAs, the 
active layer 10 may be any suitable In-based 111-V com- 
pound semiconductor. The substrate 30 is preferably 
indium phosphide but may instead be another suitable 
semiconductor material such as indium arsenide or gal- 
lium arsenide. The substrate material must be suitable 
for epitaxial growth of the intermediate p-type layer 20 
and the n-type active layer 10 having a lattice constant 
and bandgap corresponding to the desired wavelength 
range of operation, as is well-known to those skilled in 
the art. Depending upon the lattice constant of the 
6 
(a) a photogate over a top surface of said active 
layer; 
(b) a readout circuit dedicated to said focal plane 
cell comprising plural transistors formed mono- 
lithically with said monolithic active layer; and 
(c) a single-stage charge coupled device formed 
monolithically with said active layer between 
said photogate and said readout circuit for trans- 
ferring photo-generated charge accumulated 
beneath said photogate during an integration 
period to said readout circuit. 
2. The imager of claim 1 wherein said photogate 
a thin epitaxial semiconductor layer of a second con- 
ductivity type overlying said active layer; 
an aperture electrode overlying a peripheral portion 
of said thin epitaxial semiconductor layer, said 
aperture electrode being connectable to a photo- 
gate bias voltage. 
3. The imager of claim 2 wherein said photogate 
further comprises and etched opening extending 
through a portion of said active layer and surrounding 
said aperture electrode to isolate said photogate. 
4. The imager of claim 1 wherein said single stage 
a transfer gate electrode overlying said active layer 
adjacent said photogate and connectable to a trans- 
fer control signal; 
a collector on said active layer and connectable to a 
collector bias voltage; and 
a screen gate electrode overlying said active layer 
between said transfer gate electrode and said col- 
lector and connectable to a screen gate bias volt- 
5. The imager of claim 4 further comprising thin 
epitaxial semiconductor layers of said second conduc- 
tivity type underlying respective ones of said electrodes 
and overlying said active layer. 
6. The imager of claim 5 wherein said collector com- 
prises a collector electrode contacting said active layer. 
7. The imager of claim 4 wherein: 
a frrst one of said transistors comprises a field effect 
reset transistor having a source connected to said 
collector, a drain connectable to a reset voltage and 
5 
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comprises: 
l5 
2o 
25 CCD comprises: 
3o 
35 age. 
40 
45 
active layer, it may bedesireable to add buffer layer of a gate connectable to a reset control signal, and 
the type well-known to those skilled in the between a second one Of said transistors comprises a field 
the substrate 30 and the p-type layer 20 where a maxi- effect output transistor having a gate connected to 
mum wavelength is desired. said collector, a drain connectable to a bias voltage 
and a source Constituting an Output node of the 
ence to an implementation having particular dopant cell. 
concentrations, layer thicknesses, feature sizes, applied 8. The imager of claim 7 wherein said reset transistor 
voltages and certain conductivity types, the invention and said output transistor are each ajunction field effect 
may be realized in other implementations with different transistor whose source and drain comprise source and 
dopant concentrations, layer thicknesses, feature sizes 55 drain electrodes contacting said active layer and whose 
and applied voltages. gate comprises a gate electrode overlying said active 
While the invention has been described in detail by layer between said source and drain electrodes. 
specific reference to preferred embodiments, it is under- 9. The imager of claim 8 further comprising a thin 
stood that variations and modifications thereof may be epitaxial layer of said second conductivity type between 
made without departing from the true spirit and scope 60 said gate electrode and said active layer. 
invention. 10. The imager of claim 7 wherein said photogate bias 
voltage is sufficient to produce a first potential well of a 
first depth under said photogate, said screen gate bias 
voltage is sufficient to produce a second potential well 
111-V compound semiconductor of a fmt conduc- 65 of a second depth greater than said first depth under 
tivity type; said screen gate, said reset voltage is sufficient to pro- 
duce a third potential well of a third depth greater than 
of said focal plane cells comprising: said second depth under said collector. 
While the invention h a  &en described with refer- 50 
What is claimed is: 
1. A monolithic semiconductor imager comprising: 
a monolithic active layer comprising an indium-based 
an array of focal plane cells on said active layer, each 
7 
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11. The imager of claim 10 wherein said transfer 16. The imager of claim 13 wherein said thin epitaxial 
signal has a first state sufficient to produce a potential layer of said photogate comprises InGaAs doped with 
barrier relative to said first potential well during an on the order of about 1018atoms per cubic centimeter of 
integration period and a second state in which said a p-type impurity and said active layer comprises In- 
potential barrier relative to said first potential well is 5 GaAs doped with on the order of about lo1* atoms per 
removed. cubic centimeter of an n-type impurity. 
12. The imager of claim 11 wherein said first and 17. The imager of claim 1 further comprising an isola- 
second conductivity types are n and p, respectively and tion electrode surrounding at least a portion of said 
wherein said potential well correspond to positive volt- photogate and connectable to an isolation voltage suffi- 
ages. 10 cient to produce a potential barrier at least partially 
13. The imager of claim 12 wherein said 111-V com- surrounding said photogate. 
pound semiconductor is GaAs, whereby said active 18. The imager of claim 1 wherein said active layer 
layer comprises InGaAs. comprises on the order of about 53% indium. 
14. The imager of claim 13 wherein said thin epitaxial 19. The imager of claim 3 further comprising: 
layer is between about 100 and loo0 angstroms thick 15 (a) a substrate underlying said active layer; and, 
and wherein said imager is responsive in the shortwave (b) an intermediate monolithic layer of said second 
infrared and visible wavelength region. conductivity type between said substrate and said 
15. The imager of claim 1 wherein said photogate is active layer. 
on the order of 20 microns in extent. * * * * *  
20 
25 
30 
35 
40 
45 
50 
55 
60 
65 
